Speed-Area Trade-off for 10 to 100 Gbits/s Throughput AES Processor
نویسندگان
چکیده
This paper explores the area-throughput trade-off for an ASIC implementation of the Advanced Encryption Standard (AES) algorithm in a 0.18 μm CMOS technology. Three different pipelined implementations of the AES algorithm are presented which provide a throughput range between 15.7 to 77.6 Gbits/s with an area cost of 116 to 473 Kgates. Therefore, the AES algorithm in the counter mode of operation can be used to generate cryptographically secure pseudorandom numbers at a throughput rate of multi-ten Gbits/s. Thus it becomes available for encryption on an optical link.
منابع مشابه
A 2.29 Gbits/sec, 56 mW Non-Pipelined Rijndael AES Encryption IC in a 1.8V, 0.18 μm CMOS Technology
In October 2000 the National Institute of Standard and Technology (NIST) chose the Rijndael algorithm as the new Advanced Encryption Standard (AES). In this paper we present an ASIC implementation of the Rijndael core. The core includes a non-pipelined encryption datapath with an on-the-fly key schedule data path. At a nominal 1.8V, the IC runs at 125 MHz resulting in a throughput of 2.29 Gbits...
متن کاملS-box Pipelining Using Genetic Algorithms for High-Throughput AES Implementations: How Fast Can We Go?
In the last few years, several practitioners have proposed a wide range of approaches for reducing the implementation area of the AES in hardware. However, an area-throughput trade-off that undermines high-speed is not realistic for real-time cryptographic applications. In this manuscript, we explore how Genetic Algorithms (GAs) can be used for pipelining the AES substitution box based on compo...
متن کاملICEPOLE: High-Speed, Hardware-Oriented Authenticated Encryption
This paper introduces our dedicated authenticated encryption scheme ICEPOLE. ICEPOLE is a high-speed hardware-oriented scheme, suitable for high-throughput network nodes or generally any environment where specialized hardware (such as FPGAs or ASICs) can be used to provide high data processing rates. ICEPOLE-128 (the primary ICEPOLE variant) is very fast. On the modern FPGA device Virtex 6, a b...
متن کاملEfficient Hardware Realization of Advanced Encryption Standard Algorithm using Virtex-5 FPGA
This paper presents an efficient hardware realization of Rijndael Advanced Encryption Standard (AES) cryptographic algorithm using state-of-the-art Field Programmable Gate Array (FPGA). The design is coded in Very High Speed Integrated Circuit Hardware Description Language (VHDL). Timing simulation is performed to verify the functionality of the designed circuit. Performance evaluation is also ...
متن کاملFpga Implementations of High Throughput Sequential and Fully Pipelined Aes Algorithm*
In this paper, we use FPGA chips to realize the high throughput 128 bits AES cipher processor with new high-speed and hardware sharing functional blocks. The AES functional calculations include four transformation stages, which are the SubBytes, the ShiftRows, the MixColumns and the AddRoundKey. First, the content-addressable memory(CAM) based scheme is used to realize the proposed pipelined hi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003